A HIGH FREQUENCY TRANSISTOR ANALYSIS

James Kenneth Keihner

Library U. S. Naval Postgraduate School Monterey, California









A HIGH FREQUENCY TRANSISTOR ANALYSIS

* * * * * *

James K. Keihner



A HIGH FREQUENCY TRANSISTOR ANALYSIS

by

James Kenneth Keihner
//
Lieutenant, United States Navy

Submitted in partial fulfillment
of the requirements
for the degree of
MASTER OF SCIENCE
IN
ENGINEERING ELECTRONICS

United States Naval Postgraduate School Monterey, California

1956

Incsis K24

ķ

1.5

.

This work is accepted as fulfilling the thesis requirements for the degree of

MASTER OF SCIENCE

IN

ENGINEERING ELECTRONICS

from the

United States Naval Postgraduate School



PREFACE

The junction transistor was conceived by Shockley less than ten years ago, but already it has made giant strides in overtaking its much older rival, the vacuum tube.

The Philco Corporation discovered and patented the electrolytic etching process of constructing transistors [14]. This process uses a metallic salt to etch away material from each side of a basic slab of n-type germanium until only a very thin width remains between the etched regions. The width is determined accurately by measuring the intensity of infra-red light passing through the etched region. When the desired width is reached, the etching process is discontinued, and emitter and collector electrodes are electroplated in the etched areas by reversing the current used for etching. This process has been called the surface barrier technique of constructing transistors. By virtue of the surface barrier technique, the Philco Corporation has been among the leaders in the electronics industry in the construction of high frequency transistors.

Much of the experimental data and knowledge of transistors necessary in preparing this thesis was acquired during a ten week industrial tour by the writer at the Philco Corporation. The writer wishes to thank the many engineers in the Philco Research Division for their generous assistance in preparing this paper.



TABLE OF CONTENTS

Item	Title	Page
Chapter I	Introduction	1
Chapter II	Low Frequency Equivalent Circuits	3
Chapter III	Factors Affecting Frequency Response of a Transistor	5
Chapter IV	An Analysis of the Alpha Generator	15
Chapter V	Recent Trends in High Frequency Transistor Development	30
Chapter VI	Conclusions	51
Bibliography	• • • • • • • • • • • • • • • • • • • •	53
Appendix I	Frequency Dependence of δ	55
Appendix II	Emitter-Base Transition Capacity	5 7
Appendix III	Development of Values for Lumped Constants Shown in Figure 13	58



LIST OF ILLUSTRATIONS

Figure		Page
1.	Low Frequency Equivalent Circuit	3
2.	Low Frequency Equivalent Circuit	4
3.	Equivalent Circuit Including Cc	6
4.	Early's Equivalent Circuit	9
5.	Keiper's Equivalent Circuit	10
6.	Equivalent Circuit Including Cre	11
7.	Equivalent Circuit Including Parasitic Effects	371
8.	Keiper's Equivalent'Circuit	22
9.	Equivalent Circuit Using Common Emitter Configuration	23
10.	Equivalent Circuit with the Generator Replaced by Lumped Constants and a Non- Frequency Dependent Current Generator	24
11.	Plot of Input Impedance Versus Frequency for the Common Emitter Configuration	26
12.	Plot of Input Impedance Versus Frequency for the Common Base Configuration	27
13.	Equivalent Circuit with a Capacitance C Shunting All the Resistance in the Emitter Circuit Except At.	28
1)4.	Plot of Input Impedance Versus Frequency	29
15.	Graded Base PNIP Transistor, Using the Surface Barrier Technique of Construction	34
16.	Conductivity Diagram	3 5
17.	PNP Graded Base Transistor, Using the Surface Barrier Technique of Construction	3 6
18.	Family of Low & Curves	38



19.	Equivalent Circuit for a Low Co Transistor 38
20.	Equivalent Circuit with the Alpha Generator Replaced by Lumped Constants and a Current Generator
21.	Plot of Theoretical Values of 1-6. With Frequency as a Parameter
22.	Same as Figure 21
23.	Same as Figure 21 47
24.	Plot of Reactance Versus Resistance With Frequency as a Parameter
25.	Same as Figure 24 49
26.	Same as Figure 24 50



TABLE OF SYMBOLS AND ABBREVIATIONS

Ne - Emitter Resistance

7h - Base Resistance

九。 - Collector Resistance

 C_c - Collector-Base Transition Layer Capacitance

1 - Mutual Resistance

← Short Circuit Common Base Current Amplification Factor

6 - Conductivity of n-type Region in Ohm-Cms

 $\delta_{\,m{\rho}}$ - Conductivity of p-type Region in Ohm-Cms

12 - Forward Biased Emitter-Base Diode Resistance

n - Back Biased Collector-Base Diode Resistance

1 - Base Spreading Resistance

- Current Amplification Factor of the Intrinsic Alpha Generator

β - Transport Factor

8 - Emission Efficiency

Mac - Reverse Voltage Amplification Factor

- Feedback Resistor between Collector and Emitter

CTE - Emitter-Base Transition Layer Capacitance

Cse - Surface Recombination Capacitance

CN - Majority Carrier Capacitance

C₃ - Collector-Base Interelectrode Capacitance

Lee - Emitter Cut-Off Frequency

Lex' - Diffusion and Injection Cut-Off Frequency



fcc - Collector Cut-Off Frequency

Low - Total Cut-Off Frequency

1 - Diffusion Time of Minority Carriers

W - Base Width in Cms

De - Diffusion Constant for Holes

La - Diffusion Length in Base Region

Pb - Base Resistivity

€ - Emitter Resistivity

Cc - Collector Resistivity

Le - Minority Carrier Lifetime in Emitter Region

Me - Minority Carrier Density in Emitter Region in Carriers per Cubic Cm.

SBT - Surface Barrier Transistor

Zero Subscript - A zero subscript, such as contact the low frequency value of the quantity.



CHAPTER I


INTRODUCTION

The past decade has seen the relatively rapid development of the transistor. Since the Bell Telephone laboratories announced the development of an elementary type of transistor in the July 15, 1948 issue of the Physical Review, the transistor has gained a position as a competitor to the vacuum tube. The transistor has not, and possibly will not, take over the position the vacuum tube enjoys in the electronics industry. The transistor, however, by its very nature has certain desirable characteristics which have led many industries to devote time and money to the study and development of transistors. These advantages include the following:

- a) The transistor is very reliable; that is, under normal operating conditions the transistor has a longer useful life than the vacuum tube.
 - b) The transistor is small in size and light in weight.
 - c) The transistor requires little power to operate.
- d) The transistor can stand more physical shock. In light of these characteristics it is very understandable why the Military Establishment has pushed the development of the transistor.

There have also been stumbling blocks in the fulfillment of the transistor's ultimate capabilities. Their disadvantages include the facts that:

- a) The transistor has a relatively poor high-frequency response.
- b) The germanium used in the transistor is very sensitive to temperature changes.



- c) There are numerous problems when constructing transistors.
- d) Transistors have relatively low power capabilities.

In this thesis the writer will start with a low frequency equivalent circuit, and from it develop in stages a high frequency equivalent circuit for Philco surface barrier PNP transistors. These stages of development will include the various factors which determine the frequency response of a transistor, with particular emphasis on the alpha generator. Finally, the writer will discuss the recent trends in high frequency transistor development.



CHAPTER II

LOW FREQUENCY EQUIVALENT CIRCUITS

1. General Discussion

A low frequency equivalent circuit for a transistor is made up of circuit components that are pure resistances. At low frequencies, any reactive component of a transistor may be neglected, since the value of its reactance is very high as compared with the resistance with which it is in shunt. Low frequency equivalent circuits formulated by logical reasoning from elementary knowledge of a transistor are shown in Figure 1 and Figure 2. Factors affecting frequency response in a transistor will be discussed in Chapter III.




Figure 1

LOW FREQUENCY EQUIVALENT CIRCUIT






Figure 2

LOW FREQUENCY EQUIVALENT CIRCUIT

Equations representing the equivalent circuits shown in Figure 1 and Figure 2 are written below.

For Figure 1
$$\begin{cases} le = ie(n_c + n_b) + ic(n_b) \\ lc = ie(n_m + n_b) + ic(n_c + n_b) \end{cases}$$
For Figure 2
$$\begin{cases} le = ie(n_c + n_b) + ic(n_b) \\ lc = ie(n_c + n_b) + ic(n_c + n_b) \end{cases}$$



CHAPTER III

FACTORS AFFECTING FREQUENCY RESPONSE OF A TRANSISTOR

1. General Discussion

The factors that will be considered which affect the frequency response of a transistor are as follows:

- 1) The collector-base transition capacitance
- 2) Base width modulation
- 3) The emitter-base transition capacitance
- 4) The base spreading resistance
- 5) The parasitic effects
- 6) The alpha generator

Factors one through five will be discussed and incorporated in equivalent circuits in this chapter. The alpha generator is considered so important by the author that Chapter IV will be devoted to a treatment of it.

2. Collector-Base Transition Capacitance

The collector-base transition capacitance, C_c , is the capacitance of the $f^-\sim$ junction between the collector and base regions of the transistor. In an equivalent circuit for a transistor, C_c is placed in parallel with the effective resistance, h_{\sim} , of the collector-base junction. Since this junction is biased in the reverse direction in a transistor, the magnitude of h_{\sim} is quite high. The value of h_{\sim} varies between 35,000 ohms and 500,000 ohms for a surface barrier transistor. The reactance of h_{\sim} must be several times the resistance of h_{\sim} before h_{\sim} may be neglected in an equivalent circuit. However,



the reactance of C_c may approach the resistance of N_v as the frequency is increased, and therefore, C_c should be included in the transistor's equivalent circuit. The equivalent circuit shown in Figure 3 includes C_c as one of its components.




Figure 3 EQUIVALENT CIRCUIT INCLUDING C_c

3. Base Width Modulation

The only feedback term considered in Chapter II was due to \hbar_b . However, another feedback term occurs due to base width modulation [3]. As \mathcal{L}_c varies, the width of the base-collector region varies in a manner directly proportional to the square root of the collector-base voltage. The thickness, designated by $\hat{\mathbf{L}}$, of the collector-base transition region is given by the following formula [8].

$$t = A \sqrt{V(\frac{1}{6n} + \frac{1}{6p})}$$

where A and L are constants, and V is the collector-base voltage.



The collector-base transition region width across the f-m junction will always extend farther into the region of higher resistivity. This statement may be understood if one considers that an electric line of force connects each ionized donor and acceptor atom on different sides of the f-m junction. Thus, if the base region has a higher value of resistivity than the collector region, that is if the density of the donor atoms is less in the base than the density of the acceptor atoms in the collector, then the lines of force must extend relatively far into the base region as compared to the collector region. A typical value of base resistivity for Philco high frequency transistors is .01 ohm-cms as compared to the collector resistivity of .001 ohm-cms. Since the base region has a higher value of resistivity than the collector region, it follows that any change in the with V shows up predominantly as a change in effective base width. This effect is known as base-width modulation.

A decrease in base layer thickness has two principal effects. First, it decreases the recombination of minority and majority carriers in the base region, thus increasing the magnitude of α . The second effect is to decrease the impedance presented to the minority carrier current by the emitter. These two effects constitute feedback from the collector to the emitter circuit. The input impedance presented to the minority carrier current depends on base-layer resistivity and base-layer thickness. J. M. Early of Bell Laboratories showed that a decrease of base-layer width reduced the resistance to the injection of minority current carriers into the base by the emitter $\sqrt{3}$.



Base width modulation occurs at all frequencies, and its value increases nonlinearly with frequency. It may be neglected at very low frequencies, however, since at these frequencies its absolute magnitude is small. At high frequencies its effect is reduced by the increased current feedback through λ_b , but it is of enough importance to consider it in a high frequency equivalent circuit.


J. M. Early first incorporated the effect of base width modulation in an equivalent circuit by placing a feedback voltage generator of value \mathcal{M}_{ac} in series with the emitter resistance [3], where:

is the voltage as indicated in Figure 4.

The lumped device parameters will be designated as \mathcal{N}_e , \mathcal{N}_b' , \mathcal{N}_{\star} , and \mathcal{C}_c . These parameters are defined in the table of symbols. Early's equivalent circuit is shown in Figure 4.

In Figure 4, \mathcal{N}_b is the base spreading resistance, which is the resistance of the bulk material in the base region to current flow. The effect of base width modulation on the magnitude of \mathcal{N}_b is normally negligible because the portion of \mathcal{N}_b outside of the active region of the transistor is large, and the magnitude of \mathcal{N}_b is thus unaffected by base width modulation [8].





EARLY'S EQUIVALENT CIRCUIT

F. Keiper of the Philco Corporation devised another method of incorporating base width modulation in an equivalent circuit. Keiper placed a resistance, $\mathcal{N}_{\mathcal{A}}$, between the collector and the emitter; thus giving a feedback path to the emitter. This resistance will feed back a portion of the output voltage to the input circuit. Keiper's equivalent circuit is shown in Figure 5 [10]. Normally, the magnitude of $\mathcal{N}_{\mathcal{A}}$ is of the order of 500 times as large as that of $\mathcal{N}_{\mathcal{A}}$.






Figure 5
KEIPER'S EQUIVALENT CIRCUIT

4. Emitter-Base Transition Layer Capacitance, Cre


Thus far in this discussion $C_{\text{T.e.}}$ has been neglected because it is in parallel with the relatively small resistance $\mathcal{M}_{\text{d.}}$. However, at higher frequencies the reactance of $C_{\text{T.e.}}$ becomes comparable to the magnitude of $\mathcal{M}_{\text{d.}}$, and therefore the effect of $C_{\text{T.e.}}$ becomes significant.

It is believed that the value of C_{7} is in the order of ten to one hundred times as large as that of C_{6} , [6,8]. This is because the bias voltage is relatively small across C_{7} , and the emitter resistivity is normally less than the collector resistivity. C_{7} varies with bias voltage, and also varies with the -p and n type region resistivities as shown in the following formula [8].



where & is a constant.

CTL is incorporated in the equivalent circuit shown in Figure 6.



EQUIVALENT CIRCUIT INCLUDING CT.

5. Base Spreading Resistance, 16

Base spreading resistance has been treated as non-reactive in the previous discussion. R. L. Pritchard, of the General Electric Corporation, in a paper on "Theory of Grown-Junction Transistors at High Frequencies," presented at the Semiconductor Device Research Conference, Minneapolis, Minn., 29 June 1954, stated that when analyzing a two-dimensional model applicable for a grown-junction type of construction, the ohmic base resistance, $\mathcal{N}_{\mathbf{b}}$, may be replaced by a complex frequency-dependent impedance. In experimental work done by this writer with



surface barrier transistors, \mathcal{N}_{b} was found to be a pure resistance. Consequently, \mathcal{N}_{b} will be treated in this paper as a pure resistance. The author believes that the reason why \mathcal{N}_{b} is a pure resistance in a surface barrier transistor is that the portion of the base region outside of the active area of the transistor is very large for a surface barrier transistor as compared with a grown-junction transistor.

6. Parasitic Effects

Parasitic effects in a PNP transistor refer to secondary effects usually of small consequence in the action of a transistor except at extremely high frequencies. Parasitic effects include surface recombination admittance, \forall_{SR} , majority carrier admittance, \forall_{N} , interelectrode capacitance, C_{2} , and emitter lead length inductance, L_{2} .

Majority carrier admittance, Y_N , $\sqrt{167}$ is the factor present at both the emitter-base junction and the collector-base junction which takes into account the effect of the unwanted electron flow through each junction. A capacitance, $C_{N,\ell}$, will be used to represent the susceptance part of Y_N . A capacitance may be used since the majority current carriers drifting across the junction areas in a transistor affect the space charge of the junction regions in the same manner as do the minority carriers, whose effect is represented by a capacitor.

Surface recombination admittance, Y_{SR} , is a factor determined by the recombination of minority carriers at the surface of the crystal, in the vicinity of the emitter-base φ -m junction. A lengthy expression has been developed for Y_{SR} , [8]. This expression is abbreviated as follows:



$$Y_{SR} = \left[\int (I_E, V_E, T) \right] \left[1 + j \omega r_B \right]^{\frac{1}{2}}$$

where $\int_{\mathbb{R}} (I_{E}, V_{E}, T)$ is a real function of emitter-base voltage, of the absolute junction temperature in degrees Kelvin, and the emitter-base current. $T_{\mathcal{B}}$ is the minority carrier lifetime in the base region. By analyzing the previous complex expression for Y_{SR} , it is apparent that surface recombination susceptance, being a positive function, may be represented by a capacitance in an equivalent circuit. This capacitance will be placed across the emitter-base junction capacitance since surface recombination takes place at the emitter-base junction.

Interelectrode capacitance, C_3 , is the actual physical capacitance between the base and the collector electrodes. A similar capacitance exists between all electrodes of a transistor; however, the magnitude of all interelectrode capacitances except C_3 are small enough to be negligible when formulating an equivalent circuit.

Emitter lead length inductance, L, is the inductance of the emitter lead of the transistor. L, is approximately .01 ph (½m of three mil wire). Collector and base lead inductances may be neglected since the base contact is a flat surface, and does not exhibit any inductive effect, while the collector lead is made short enough and of large enough diameter so that its inductance is negligibly small. Figure 7 shows an equivalent circuit of a transistor including circuit elements which account for parasitic effects.






Figure 7

EQUIVALENT CIRCUIT INCLUDING PARASITIC EFFECTS



CHAPTER IV

AN ANALYSIS OF THE ALPHA GENERATOR

1. General Discussion

The alpha generator will now be discussed in some detail. Originally alpha (\propto) was defined as the common-base configuration, short-circuit current amplification factor. There are three factors any one of which individually, or any combination of which jointly could reduce the magnitude and change the phase of \propto . These are the following:

- 1) The emitter time constant circuitry
- 2) The emission and diffusion of minority carriers into and across the base region, respectively
 - 3) The collector time constant circuitry

2. Emitter Time Constant Circuitry

The emitter time constant circuitry involves the emitter transition capacity, C_{TL} , and the resistances composed of \mathcal{N}_{L} and \mathcal{N}_{b}' . Since C_{TL} is shunting a relatively low resistance in \mathcal{N}_{L} , that current which flows through C_{TL} will not enter into the diffusion process, but rather will be bypassed to the base inactive region. At low frequencies C_{TL} bypasses only a negligible amount of current, but at a high enough frequency such that the reactance of C_{TL} equals \mathcal{N}_{L} , a point is reached where the power gain of the transistor is cut to one-half of its d-c value by the emitter time constant circuitry alone. If \mathcal{N}_{b}' is small enough to be of the same order of magnitude as \mathcal{N}_{L} , then \mathcal{N}_{b}' in conjunction with \mathcal{N}_{L} must be taken into account in computing the time constant of the emitter circuitry. The frequency at which the reactance



of $C_{\tau\ell}$ equals the effective resistance of \hbar_{ℓ} and/or \hbar_{ℓ} is known as the emitter cut-off frequency, $b_{c\ell}$. The emitter cut-off frequency may be improved by reducing $C_{\tau\ell}$, $\hbar_{c\ell}$, and/or \hbar_{ℓ} to lower the emitter time constant. However, decreasing one factor often increases another, and a compromise must be reached. For example, increasing ℓ_{g} , decreases $C_{\tau,\ell}$ but increases \hbar_{ℓ} [8]. Using presently assumed valid typical values for $C_{\tau,\ell}$, $\hbar_{c\ell}$, and $\hbar_{e\ell}$, $\ell_{c\ell}$ may be computed to be 140 mc. This computation is shown below.

$$C_{Te} = 40 \text{ min}$$
 $rd = 27 \text{ A}$
 $rb' = 100 \text{ A}$
 $bce \approx \frac{1}{2\pi C_{Te} rd}$
 $bce \approx \frac{1}{2\pi (40)(10^{-12})(27)}$
 $bce \approx 140 \text{ mc}$

3. Intrinsic Alpha Generator

The intrinsic alpha generator, \mathcal{L}' , is composed of two distinct factors. They are the emission efficiency, \mathcal{T}' , and the transport factor, \mathcal{F} . \mathcal{F}' equals the ratio of the rate of injection of minority charge carriers into the base to the sum of the rate of minority charge carriers injected into the base plus the rate of majority charge carrier flow from base to emitter. \mathcal{F}' may be treated as non-frequency dependent providing \mathcal{F}' is considered part of the emitter circuitry and not a factor entering into \mathcal{F}' is made very close to one, in the order of .99, by doping the emitter region much more heavily than the base region \mathcal{F}' .



The transport factor, β , is defined as the rate of minority charge carriers injected into the base to the rate of minority carriers arriving at the collector region. β is frequency dependent because of the basic nature of the diffusion process [9]. The frequency at which the charge carrier current has been reduced to .707 of its original magnitude and shifted by 45 degrees in phase from its low frequency value, due to the diffusion process in the base region alone, is known as $\{c_{\alpha}\}$. The magnitude of β is also reduced at all frequencies by the recombination of holes and electrons in the base region during diffusion of the holes.

The diffusion equation will now be analyzed to derive an expression for $\int_{\mathcal{C}_{\mathcal{A}'}}$ and \mathcal{A}' . Steele, of Bell Laboratories, showed that by setting up an equation for diffusion of minority carriers through the base region and by arithmetic manipulation, \mathcal{A}' may be expressed by the following formula [4]:

$$\Delta' = \left\{ \operatorname{sech} \left[(1+j w z_B)^{1/2} \frac{W}{L_B} \right] \right\} \left\{ \frac{1}{1+\left(\frac{D_n}{D_p} \right) \left(\frac{m_e}{\ell_B} \right) \left(\frac{W}{L_E} \right)} \right\} = \beta \, \mathcal{J}$$

Assuming 8 non-frequency dependent and high in the order of .99 or so,

At sufficiently low frequencies such that

then

$$\beta = \beta_0 = \operatorname{sech} \frac{W}{L_B}$$



Where: β_o low frequency value of β But for a good transistor $\left(\frac{W}{L_B}\right)^2 \angle \langle 1 \rangle$ so that $\beta_o = 1 - \frac{1}{2} \left(\frac{W}{L_B}\right)^2 \approx 1$

Under the assumption that $\beta_0 = 1$, the frequency variation of $\beta = \frac{1}{2}$ and may be expressed as

$$\frac{\mathcal{L}'}{\mathcal{L}_o} = \beta = \operatorname{sech} \left(\int w \mathcal{T}_d \right)^{1/2}$$

Where:

$$\mathcal{Z}_{d} = \frac{\mathcal{Z}_{B} W^{2}}{L_{B}^{2}} = \frac{W^{2}}{D_{p}}$$

$$D_{p} = \frac{L_{B}^{2}}{\mathcal{Z}_{B}^{2}}$$

At an angular frequency $W_{\text{c.c.}}$ such that $W_{\text{c.c.}}$ Z_{d} equals 2.43, $|\beta|^2$ equals 1/2 and $|\alpha'|$ will be down three db below its low frequency value. This indicates that the value of $\{c_{\text{c.c.}}\}$ is:

A typical value for f_{c} using high frequency experimental transistors is 2940 mc. The computation of this value is shown below.

$$C_{B} = .01 \text{ ohm -cms}$$
 $W = .2 \times 10^{-4} \text{ inches}$
 $D_{\phi} = \frac{KT}{8} \mu_{\rho} = .025 \times 760 = 19 \frac{cm}{sec}$
 $\delta c \alpha' = \frac{(2.43)(19)}{2\pi (.2 \times 10^{-4})^{2} (2.54)^{2}}$
 $\delta c \alpha' = 2940 \text{ mc}$



For frequencies small as compared to $\frac{2.43}{20}$, the hyperbolic secant may be approximated by the first few terms of its power series expansion. Thus

$$\frac{d!}{d_0!} = \beta = 1 - j \frac{1}{2} \left(2.43 \frac{\omega}{\omega_{c\alpha'}} \right) - \frac{5}{4!} \left(2.43 \frac{\omega}{\omega_{c\alpha'}} \right)^2$$

Using only the first term for B

Or approximately

$$\Delta' = \frac{\Delta o'}{1+j\frac{\omega}{\omega_{col}}} = \frac{\Delta o'}{1+j\frac{d}{dc_{col}}}$$

The above expression for \mathcal{L}' has been derived for frequencies small as compared with $\int_{\mathcal{CL}'}$. Since $\int_{\mathcal{CL}'}$ is in the order of 2940 mc for high frequency Philco experimental transistors, the formula derived for $\int_{\mathcal{CL}'}$ applies with reasonable accuracy up to 1000 mc.

4. Collector Time Constant Circuitry

The collector time constant circuitry has the same effect on charge carriers entering its region as did the emitter time constant circuitry. The collector time constant circuitry is composed of C_c , A_c , and A_c . Since A_c is much smaller than A_c its effect is predominate in forming a time constant with C_c . The cut-off frequency due to the emitter time constant is known as f_{cc} . The frequency, f_{cc} , at which the reactance of C_c equals A_c is given by the following formula:



A typical value for {cc using Philos high frequency experimental transistors is computed below.

$$fcc = \frac{1}{2\pi C_{c} r_{b}'}$$

$$C_{c} = 2 \mu \mu f$$

$$r_{b}' = 100 \Omega$$

$$fcc = \frac{1}{(6.28)(2)(10^{-12})(100)}$$

$$fcc = 530 mc$$

In the above computation, a value for f_{cc} has been derived assuming the transit time of minority carriers through the collector-base depletion layer is negligible.

5. Comparison of Cut-Off Frequencies

Of the three cut-off frequencies, i.e., fee, feet, and fee, the one which is lowest is fee, whose value computes to be 140 mc. The three cut-off frequencies have been derived using the common base configuration. If the common emitter configuration is used, then all three cut-off frequencies are reduced by the factor $(1-\alpha_o')$. A proof of this statement follows. Let the common base cut-off frequencies corresponding to fee, feet, and fee be designated as fee, fact, and fee, respectively. Also let the current generator for the common emitter configuration be designated as E. Then

$$E = \frac{\Delta}{1 - \Delta}$$
but
$$\Delta = \frac{\Delta o'}{1 + j \frac{1}{1 - \Delta}}$$



$$E = \frac{\frac{\lambda_0'}{1+\frac{1}{2}\frac{1}{2}}}{1-\frac{\lambda_0'}{1+\frac{1}{2}\frac{1}{2}}} = \frac{\lambda_0'}{1-\frac{\lambda_0'}{1+\frac{1}{2}\frac{1}{2}}}$$

$$\frac{1-\frac{\lambda_0'}{1+\frac{1}{2}\frac{1}{2}}}{\frac{1}{2}c\alpha'}$$

or
$$E = \frac{\frac{\chi_0'}{1-\chi_0'}}{1+\int_{C_{\infty}'} \frac{1}{1-\chi_0'}}$$


$$E = \frac{E_0}{1 + j \int_{Ca'} (1 - a_0')}$$

The cut-off frequency for E in the formula derived above is equal to $b_{\mathcal{CL}'}(1-L_0)$. Therefore $b_{\mathcal{CL}'}(1-L_0)$ equals $b_{\mathcal{L}'}$. A relation for $b_{\mathcal{L}}$ and $b_{\mathcal{L}'}$ in terms of $b_{\mathcal{L}}$ and $b_{\mathcal{L}'}$ will be derived by an indirect method. The low frequency input impedance for the common base short-circuited output configuration of a surface barrier transistor equals $b_{\mathcal{L}} + b_{\mathcal{L}'} + b_{\mathcal{L}'}$



6. Incorporating the Frequency Response of the Alpha Generator into Equivalent Circuits

Now that a frequency dependent expression has been developed for χ' , it will be possible to represent χ' by a non-frequency dependent current generator and a suitable choice of lumped constants. F. Keiper of the Philco Corporation showed that this could be done for the equivalent circuit shown in Figure 8.



KEIPER'S EQUIVALENT CIRCUIT

If Figure 8 is redrawn using the common emitter connection and the alpha current generator is routed through resistances n_{λ} and h_{λ} , the circuit shown in Figure 9 is obtained.







Figure 9
EQUIVALENT CIRCUIT USING COMMON EMITTER CONFIGURATION

If the alpha current generator is represented by a non-frequency dependent current generator and a suitable choice of lumped constants, then the circuit shown in Figure 10 is obtained. Figure 10 is identical to Figure 9 except that the impedance between points B' and E has been replaced by an RC network consisting of Nd, $NA = \frac{x_0'}{1-x_0'}$, and CA; also the alpha current generator between points E and C has been given a non-frequency dependent magnitude of Gam VA. The following proof shows that the impedance between points B' and E may be made identical for Figure 9 and Figure 10 with the proper selection of values for the circuit elements shown in Figure 10.





EQUIVALENT CIRCUIT WITH THE GENERATOR REPLACED BY LUMPED CONSTANTS AND A NON-FREQUENCY DEPENDENT CURRENT GENERATOR

For Figure 10

$$Z'_{B'E} = rd + \frac{rd \frac{\alpha_0'}{1-\alpha_0'} \left(\frac{1}{jwcd}\right)}{rd \frac{\alpha_0'}{1-\alpha_0'} + \frac{1}{jwcd}}$$

$$Z'_{B'E} = rd \left(1 + \frac{\alpha_0'}{jwcd\alpha_0' + 1 - \alpha_0'}\right)$$

$$Z'_{B'E} = rd \left(\frac{1+jwcdrd\alpha_0'}{1-\alpha_0' + jwcdrd\alpha_0'}\right)$$

Therefore:

$$Z_{B'E} = Z'_{B'E}$$
if $a = w C d r d d o'$

$$C_{d} = \frac{1}{w_{c} r d d o'}$$

For Figure 9

$$Z_{B'E} = \frac{rd}{1-d'}$$

$$Z' = \frac{Lo'}{1+ja} \qquad \alpha = \frac{\omega}{\omega_{Ca'}}$$

$$Z_{B'E} = rd \frac{1}{1-\frac{Lo'}{1+ja}}$$

$$Z_{B'E} = rd \frac{1}{1-(Lo)+ja}$$




If 9m is made equal to -1, it is immediately apparent that the low frequency short circuit current gain of Figure 10 is equal to that of Figure 9. The variation of magnitude and phase angle of 2 with frequency is corrected for by the time constant of Cd and $Rd = \frac{d}{1-do}$ in Figure 10.


The circuit of Figure 10 was checked by Philco engineers using a bridge to measure the input impedance versus frequency of a Philco SB 100 transistor with common emitter short-circuited output configuration. The frequencies used were varied from 0 to 50 mc. Figure 11 shows a plot of the theoretically calculated input impedance curve as compared with the experimentally determined curve. The two curves are in good correspondence. The same plot was taken for a common base configuration and showed fairly good correspondence, as shown in Figure 12.

At frequencies exceeding 50 mc, C_{T2} must be taken into account even though it is in parallel with a low resistance, i.e., A_d . This fact was determined experimentally by plotting the input impedance versus frequency with the common emitter short-circuited output configuration of a Philos experimental high frequency transistor. The frequency was varied from 0 to 100 mc. At 100 mc the input impedance was approximately equal to A_b alone instead of A_b plus A_d . This indicated that A_d , shown in Figure 10, was shunted out by a capacitance at frequencies approaching 100 mc. The circuit shown in Figure 10 was modified by the author as shown in Figure 13 by placing a capacitance, C, in shunt with all the resistance in the emitter circuit except A_b . The derivation of values for the circuit elements in Figure 10 is given in Appendix III.















Figure 13

EQUIVALENT CIRCUIT WITH A CAPACITANCE C SHUNTING ALL
THE RESISTANCE IN THE EMITTER CIRCUIT EXCEPT

Figure 14 shows a theoretical and experimental plot of input impedance versus frequency for data taken using the common emitter short-circuited output configuration. The data was taken and plotted by the writer in order to verify the equivalent circuit shown in Figure 13. The plot shows close agreement between experimental and theoretical results. The theoretical values were determined by making use of the circuit shown in Figure 13.

At frequencies above 100 mc, all factors shown in Figure 7 will have to be considered in developing an equivalent circuit. Also such extraneous factors as inter-lead capacitance, shielding can effects, and inductance of all connecting wires will become significant. Therefore, the author believes that any accurate equivalent circuit will be extremely complex at best, and probably impossible to formulate.







CHAPTER V

RECENT TRENDS IN HIGH FREQUENCY TRANSISTOR DEVELOPMENT

1. General Discussion

This chapter is devoted mainly to analyzing relatively recent developmental work on high frequency surface barrier transistors. Specifically, the limitations of standard PNP surface barrier transistors are discussed as well as the new types of surface barrier transistors such as the PNIP, graded base, and low \mathcal{L}_o surface barrier transistors. The original theory concerning PNIP and graded base transistors was developed for transistor types other than surface barrier transistors. However, the Philco Corporation applied this theory in constructing surface barrier transistors.

2. Limitations of PNP High Frequency Surface Barrier Transistors

Very high frequency surface barrier transistors, such as the Philco L5117 PNP surface barrier transistor, are limited powerwise to about ten milliwatts. This is largely due to the fact the base region is so thin (.4 x 10-4 inches) that the phenomena known as electrical punch-through and voltage breakdown occur at fairly low collector voltages. Electrical punch-through occurs at a collector voltage high enough to extend the collector-base transition region entirely through the base, thereby shorting out the emitter to the collector [127. Voltage breakdown occurs when the collector voltage is raised high enough to rip electrons directly out of the valence band of the germanium atoms which lie in the transition region. With different transistors either punch-through or voltage breakdown may occur first as the collector voltage is increased. Another power



limitation of high frequency surface barrier transistors is that their relatively small junction areas will heat up comparatively easily if the power output is increased above ten milliwatts. If the junction temperature exceeds 70 degrees centigrade, then the low temperature characteristics of a germanium transistor no longer are valid, and temperature runaway may occur. (Silicon transistors maintain their low temperature characteristics up to a junction temperature of 150 degrees centigrade.)

3. PNIP Transistors, Using the Surface Barrier Technique of Construction PNIP transistors have been developed to increase the frequency response as well as the power and voltage rating of PNP transistors [2].
This is accomplished by sandwiching a region of high resistivity n-type

germanium between the base and the collector.

The collector-base transition region, with PNIP construction extends entirely across the intrinsic region and slightly into the base and collector regions. The addition of an intrinsic region gives a PNIP surface barrier transistor the following advantages over a PNP surface barrier transistor:

- 1) The collector voltage may be increased to 40 to 100 volts without fear of collector-base voltage breakdown or electrical punch-through, since the field strength per volt is decreased.
- 2) The cross sectional area of the collector-base junction may be increased. This is possible because the value of C_c is made very small by the insertion of the intrinsic layer. The value of C_c varies between 0.1 and 2.0 µµf.
- 3) The collector-base junction temperature will be lower because of the increased surface area from which heat may radiate.



4) The value of base resistivity may be reduced without fear of collector-base voltage breakdown. Lowering the value of base resistivity is advantageous in that it will reduce the magnitude of \mathcal{N}_b and speed the diffusion of minority carriers across the base region. Disadvantages of reducing \mathcal{N}_b include a reduction in emitter efficiency, an increase in recombination rate of minority and majority charge carriers, and an increase in the value of emitter-base transition capacity.

The relative amount of time spent by the minority carriers in drifting through the intrinsic layer as compared to diffusing through the base
region depends on the widths of the two regions. However, the two times
are usually comparable to one another since the intrinsic region is several
times as thick as the base region. Computation showing approximate drift
and diffusion time through a PNIP surface barrier transistor is given
below.

1) Diffusion time in seconds
$$-t_d [2]$$

$$t_d = \frac{w^2}{2Dp}$$

$$t_d = \frac{(10^{-4})^2}{2(19)} = .25 \times 10^{-9} \text{secs}$$

2) Drift time in seconds $-t_{de}$

$$t_{dr} = \frac{t}{5(10^6)}$$

where t equals the depletion layer thickness in cms.

Drift time will reduce the frequency response of the basic \mathcal{L}' generator $\mathcal{L}13$. Therefore, if the \mathcal{L}' generator was the basic frequency limiting factor in determining the high frequency cut-off of \mathcal{L} , the



intrinsic layer would impair the high frequency response of a surface barrier rier PNP transistor. However, since $\int_{\mathcal{C}_{\infty}}$ for a PNP surface barrier transistor is about 2940 mc, a reduction of $\int_{\mathcal{C}_{\infty}}$ by a factor of one-half in the PNIP type still gives a frequency response of 1470 mc. Thus, it is obvious that the intrinsic layer will permit an increased power rating of a high frequency surface barrier transistor without a reduction of the frequency response. If the collector-time constant circuitry involving $\mathcal{C}_{\mathbf{c}}$ and $\mathcal{N}_{\mathbf{b}}$ was limiting the frequency response of the \mathcal{L} generator then the intrinsic layer would, by its very existence, reduce $\mathcal{C}_{\mathbf{c}}$, and thus increase the high frequency surface barrier transistor response.

The previously derived equivalent circuit shown in Figure 13 for a PNP surface barrier transistor applies equally well to a PNIP surface barrier transistor. However, the values of the circuit components valid for a PNIP surface barrier transistor must be used in the equivalent circuit [2].


4. Graded Base Transistor, Using the Surface Barrier Technique of Construction

A cross section of a graded base PNIP surface barrier transistor is shown in Figure 15. The graded base transistor is constructed by diffusing phosphorous vapor into a cake of intrinsic germanium. Then the standard surface barrier technique of electrolytic etching is used before electroplating the emitter and collector dots. This method of construction will give an exponential distribution of n-type impurity in the base region as shown in Figure $16\sqrt{137}$.



Figure 15





CONDUCTIVITY DIAGRAM

As a result of the exponential distribution of n-type impurity in the base region, a linear drift field will be set up in the base region [13]. This drift field will cause holes to flow under the influence of an electric field, as well as diffuse through the base region. Hence, the time of transit through the base region is reduced, and the frequency response of the transport factor $oldsymbol{eta}$ is enhanced. C. A. Lee, of Bell Laboratories, points out that the frequency enhancement of $oldsymbol{eta}$ due to built-in fields is at most a factor of two [13].

A graded base PNP surface barrier transistor is constructed similarly to a PNIP surface barrier transistor except that the electrolytic etching process at the collector is extended until the intrinsic region is completely penetrated before electroplating the collector dot. A cross section of a graded base PNP surface barrier transistor is shown in Figure 17.






Figure 17

PNP GRADED BASE TRANSISTOR,
USING THE SURFACE BARRIER TECHNIQUE OF CONSTRUCTION


Graded base construction will enhance the frequency response of a surface barrier transistor providing the transport factor β is the frequency limiting factor in the transistor. Previous calculations show that the cut-off frequency due to β is 2940 mc with VHF experimental PNP surface barrier transistors. Therefore, PNIP type construction should not alter the frequency response of the PNP surface barrier transistor which is limited by the time constant of the emitter circuitry to a value of 140 mc. This is borne out experimentally by the fact that the PNP surface barrier transistors tested by engineers at the Philco Corporation both with and without graded base construction have comparable cut-off frequencies.



4. Low Alpha Zero Transistors Using the Surface Barrier Technique of Construction

All material previously discussed relates to surface barrier transistors with $\mathcal{L}_0 > 0.9$. Surface barrier transistors having $\mathcal{L}_0 < 0.9$ will now be analyzed. This work was done by the author in conjunction with engineers from the Philco Corporation. Philco does not attempt to manufacture low \mathcal{L}_0 transistors. However, in the process of making high \mathcal{L}_0 transistors, a low \mathcal{L}_0 transistor will occasionally be produced. The high frequency response properties of a low \mathcal{L}_0 transistor are different from those of a high \mathcal{L}_0 transistor.





FAMILY OF LOW & CURVES

An equivalent circuit for a low \mathcal{L}_o surface barrier transistor is shown in Figure 19. The configuration of the equivalent circuit is identical to that for high \mathcal{L}_o equivalent circuits, except that the expression for \mathcal{L} must be modified.




Figure 19

EQUIVALENT CIRCUIT FOR A LOW \ll_{\circ} TRANSISTOR



The effective impedance between points B' and E, in Figure 19, is $\frac{rd}{1-\alpha}$. This may be understood if one considers that the effective impedance of ha must be raised above its nominal value since the dind current generator will reduce the total effective current flowing through I'd to ind & ind . The total input impedance of the equivalent circuit shown in Figure 19 when Experiment A is performed is Hue. If the reactance of C and the resistance of Av are very large, then the impedance of the branch of the equivalent circuit between B' and C may be considered as an open circuit as compared with the impedance $\frac{h d}{1-\alpha}$. Therefore, the input impedance of the circuit shown in Figure 19 reduces to

to
$$H_{11e} \approx r_b' + \left(\frac{1}{1-\lambda}\right) r_d$$

The only frequency dependent term in the expression given for Hie is \mathscr{L} . If the standard expression for \mathscr{K} is assumed, i.e.,

then, using the same procedure as shown on Pages 22, 23, and 24, Figure 19 may be altered to give the equivalent circuit shown in Figure 20.

A plot of input impedance, with frequency as a parameter, for the equivalent circuit shown in Figure 20 will always give a semi-circle as shown by the $\mathcal{L}_{o} \approx I$ curve in Figure 18. The semi-circle is produced by the effect of the parallel combination of C_1 and R_1 in Figure 20. However, it has been determined experimentally that the input impedance of low Lo transistors varies differently with frequency than does that of a high do transistor. This phenomenon is illustrated in Figure 18.






Figure 20

EQUIVALENT CIRCUIT WITH THE ALPHA GENERATOR REPLACED BY LUMPED CONSTANTS AND A CURRENT GENERATOR

Consequently, it is believed that the expression for α , where

and
$$a = \frac{d \cdot a}{1 + j \cdot a}$$

and $c_{c} = \frac{b}{bc_{c}}$ is not valid for low α_{o} transistors, and a new expression for α_{o} and will be derived. This new expression will treat both the emission efficiency, χ , and the transport factor, β , as frequency dependent. A mathematical development follows.



Let

Assume
$$\beta_0 \approx 1$$

Where:

Inco = Low frequency value of hole current injected into the base region at the emitter-base junction.

I eeo = Low frequency value of the electron current flowing through the emitterbase junction.

If a frequency dependence is given to $\frac{I_{ee}}{I_{ee}}$, then

$$\frac{I_{\text{ne}}}{I_{\text{he}}} = \frac{1-20}{20} \left(1-\frac{1}{1+1}\right)$$
but $Y = \frac{1}{1+\frac{1}{1+1}}$

$$I_{\text{he}}$$

If the frequency effect of B assumes its standard form of 1+ia. then

$$\mathcal{L} = \begin{bmatrix} 1 \\ 1+j\alpha \end{bmatrix} \frac{1}{1+\frac{1-d_0}{d_0}(1-jb)}$$



Let
$$\frac{20}{1-40} = H$$

Substituting
$$\lambda = \frac{1}{(1+j\alpha)} \left(\frac{1}{1+\frac{1}{H}(1-jb)} \right)$$

$$\lambda = \frac{1}{(1+j\alpha) \left[(1+\frac{1}{H}) - j\frac{b}{H} \right]}$$

$$\lambda = \frac{1}{(1+\frac{1}{H} + \frac{b\alpha}{H}) + j\left[\alpha \left(1 + \frac{1}{H} \right) - \frac{b}{H} \right]}$$

$$\lambda = \frac{1}{(1+\frac{1}{H} + \frac{b\alpha}{H}) - j\left[\alpha \left(1 + \frac{1}{H} \right) - \frac{b}{H} \right]}$$

$$\lambda = \frac{1}{(1+\frac{1}{H} + \frac{b\alpha}{H}) - j\left[\alpha \left(1 + \frac{1}{H} \right) - \frac{b}{H} \right]}$$

But
$$H_{11e} = rb' + \frac{rd}{1-d}$$

If for $d_0 = .5$ the expression is real, then

Then
$$2\alpha - k = 0$$

$$k = 2\alpha$$

Substituting
$$L = 2a$$



$$\frac{1}{1-d} = \frac{(1+ja)(1-j2a(1-do))}{(1+ja)(1-j2a(1-do))-do}$$

$$\frac{1}{1-2} = \frac{1+2a^{2}(1-2a)+ja(22a-1)}{1-2a+2a^{2}(1-2a)+j(22a-1)a}$$

$$\frac{1}{1-x} = 1 + \frac{20}{1-40 + 20^2(1-40) + j(240-1)a}$$

$$\frac{1}{1-d} = 1 + d_0 \left[\frac{1-d_0 + 2a^2(1-d_0) - j'(2d_0 - 1)a}{\left[1-d_0 + 2a^2(1-d_0) \right]^2 + (2d_0 - 1)^2 a^2} \right]$$

D.C. check

$$\frac{1}{1-\lambda} = \frac{1}{1-\lambda_0}$$


Frequency = 🗴 check




Plots of the theoretical formula developed for \(\frac{1}{1-\pi}\) are shown in Figures 21 through 23. Experimental plots obtained by plotting data obtained from Experiment A are shown in Figures 24 through 26. While the experimental curves do not exactly match the theoretical curves, their shape is quite similar.

Any equivalent circuit components computed for Figure 20 using the derived theoretical formulas for \swarrow and $\frac{1}{1-\swarrow}$ would have values that would be complex frequency dependent functions. However, the functions would be so complicated as to be of questionable practical value.































CHAPTER VI

CONCLUSIONS

The author has described the various factors of a Philco surface barrier transistor which affect its frequency response. Next, the transistor was considered separated, for analytical purposes, into three sections. The three sections were as follows:

- 1) The emitter time constant circuitry
- 2) The intrinsic & generator
- 3) The collector time constant circuitry

Each of the three sections was studied to determine its effect on the high frequency response of surface barrier transistors. This study indicated that the emitter time constant circuitry composed of C72 and Cd had the lowest cut-off frequency, (140 mc). Thus, the emitter circuitry appears to be the section of surface barrier transistors which limits their high frequency response.

PMIP and graded base transistors were discussed, and it was pointed out that neither PMIP nor graded base transistors improved the high frequency response of surface barrier PMP transistors because they did not reduce the emitter circuitry time-constant.

The frequency effects of low alpha zero transistors were studied, and while they were novel, low alpha zero transistors did not have a higher frequency response than normal high alpha zero transistors.

The author believes the next logical step to be taken to increase the high frequency response of a surface barrier transistor is to reduce the value of the emitter circuitry time constant. This may be done by any one of the following methods:



- 1) Reducing the emitter-base junction area in order to reduce CT_
- 2) Increasing the base resistivity in order to reduce CT_
- 3) Sandwiching an intrinsic layer of germanium between the emitter and base junctions in order to reduce Cree
- 4) Operating the transistor at higher emitter currents, if possible, in order to reduce Rd. $\left(Rd = \frac{27}{L}\right)$

Of the first three methods suggested for reducing the emitter circuitry time constant, methods two and three are the most feasible from a construction viewpoint. The use of method one would be difficult because the diameter of the emitter dot has already been reduced to about 1.4 mils, and any further reduction will require improved apparatus over that presently used. The fourth method suggested is of limited value in that the power capabilities of the transistor may be exceeded with higher emitter currents.



BIBLIOGRAPHY

1.	Early, J. M.	DESIGN THEORY OF JUNCTION TRANSISTORS Bell System Technical Journal, Vol. XXXII, No. 6, pp 1271-1312, November 1953
2.	Early, J. M.	PNIP AND NPIN JUNCTION TRANSISTOR TRIODES Bell System Technical Journal, Vol. XXXIII, No. 3, pp 517-534, May 1954
3•	Early, J. M.	EFFECTS OF SPACE-CHARGE LAYER WIDENING IN JUNCTION TRANSISTORS, Proc. I.R.E., Vol. 40, No. 11, pp 1401-1406, November 1952
4.	Steele, E. L.	THEORY OF ALPHA FOR P-N-P DIFFUSED JUNCTION TRANSISTORS, Proc. I.R.E., Vol. 40, No. 11, pp 1424-1428, November 1952
5•	Pritchard, R. L.	FREQUENCY VARIATIONS OF CURRENT-AMPLIFICATION FACTOR FOR JUNCTION TRANSISTORS, Proc. I.R.E., Vol. 40, No. 11, pp 1476-1480, November 1952
6.	Pritchard, R. L.	FREQUENCY VARIATIONS OF JUNCTION-TRANSISTOR PARAMETERS, Proc. I.R.E., Vol. 42, No. 5, pp 786-799, May 1954
7.	Webster, W. M.	ON THE VARIATION OF JUNCTION-TRANSISTOR CURRENT-AMPLIFICATION FACTOR WITH EMITTER CURRENT, Proc. I.R.E., Vol. 42, No. 5, pp 914-920, June 1954
8.	Lo, Endres, Zawels, Waldhauer, Cheng	TRANSISTOR ELECTRONICS Prentice-Hall, 1955
9.	Shockley, W.	THE THEORY OF p-n JUNCTIONS IN SEMICONDUCTORS AND p-n JUNCTION TRANSISTORS, Bell System Technical Journal, pp 25-80, July 1949
10.	Philco Bulletin	Н-1149 А-4, р 24
11.	Moll, J. L. and Ross, I. M.	TRANSISTOR BASE LAYER RESISTIVITY, Proc. I.R.E., Vol. 44, No. 1, pp 72-78, January 1956
12.	Moll, J. L.	JUNCTION TRANSISTOR ELECTRONICS, Proc. I.R.E., Vol. 43, No. 12, pp 1807-1819, December 1955
13.	Lee, C. A.	A HIGH-FREQUENCY DIFFUSED BASE GERMANIUM TRANSISTOR, Bell System Technical Journal, Vol. XXXV, No. 1, pp 23-3h, January 1956



- 14. Philco Research THE SURFACE-BARRIER TRANSISTOR, Proc. I.R.E. Vol. 41, No. 12, pp 1702-1720, December 1953
- 15. Giacoletto, L. J. HIGH FREQUENCY JUNCTION TRANSISTORS
 R.C.A. Review, Vol. XVI, No. 1, pp 34-42,
 January 1955
- 16. Zawels, J. THE NATURAL EQUIVALENT CIRCUIT OF JUNCTION TRANSISTORS, R.C.A. Review, Vol. XVI, No. 3, pp 360-378, September 1955
- 17. Giacoletto, L. J. STUDY OF P-N-P ALLOY JUNCTION TRANSISTOR FROM D-C THROUGH MEDIUM FREQUENCIES R.C.A. Review, Vol. XV, No. 4, pp 506-562, December 1954
- 18. Mueller, C. W. and P-N-P TRIODE ALLOY JUNCTION TRANSISTOR FOR RADIO-FREQUENCY AMPLIFICATION, R.C.A. Review, Vol. XIV, No. 4, pp 586-598, December 1953



APPENDIX I

FREQUENCY DEPENDENCE OF

Emission efficiency, χ , for high χ_0 transistors has been considered non-frequency dependent in this thesis. This has been possible because χ_{ℓ} has been treated as part of the emitter time constant circuitry instead of as a factor affecting the emission efficiency.

R. L. Pritchard gives an approximate expression for \$\int_6\end{are}\$ which considers \$\int\$ frequency dependent. If approximations are made which are possible with a VHF experimental Philco transistor, the following explanation can be given to justify considering \$\int\$ non-frequency dependent, even when using the formula given by Pritchard.

Where:

$$A = \frac{1 - \delta_o}{\delta_o}$$

 $C_{\epsilon'} = C_{T_{\bullet}} = E_{\text{mitter-base transistion capacity}}$

Since $\sqrt[3]{2}$ and $\sqrt[4]{2}$ is made very short by highly doping the emitter, the term $A(1+j\omega z_e)^{1/2} \approx 0$. The hyperbolic term $\tan h (j\omega z_o)^{1/2}/(j\omega z_o)^{1/2}$ remains constant with



frequency, providing the frequency is low compared to f_{cx} . Since f_{cx} is in the order of 2940 mc, the hyperbolic term may be considered constant at frequencies in the 0 to 300 mc range.

Thus the only term remaining frequency dependent in the expression for χ is $\int \omega C_e' n_e' / \chi_o$. This term accounts for the emitter-base transition capacity and the emitter resistance. Since these two terms have been accounted for in the emitter circuitry time constant discussed in this thesis, no basic discrepancy exists between the above expression for χ and the basic alpha generator development in this thesis.



APPENDIX II

EMITTER-BASE TRANSITION CAPACITY

Many authors consider C_{TL} a negligible parameter as compared to diffusion capacity when considering high frequency effects in transistors $\sqrt{17,18}$. Others say it is large and therefore must be taken into account at high frequencies $\sqrt{8,6}$.

Theory has been developed in this thesis for the alpha generator assuming a value of Cre in the order of 30 to 50 mm. Also, the author has treated the effect of diffusion capacitance lightly. This has been possible with very high frequency experimental Philos transistors because of the following reasons:

1) The base resistivity is very low.

2) The emitter resistivity is extremely low.


- 3) The emitter-base transition voltage, Valo, is very low.
- 4) The diffusion capacitance must be very low to give a cut-off frequency of 2940 mc due to the diffusion process. Diffusion capacitance ≈ 1



APPENDIX III

DEVELOPMENT OF VALUES FOR LUMPED CONSTANTS SHOWN IN FIGURE 13

Figure 13 is reproduced below.



The value of resistor $R_1 = \frac{R_1 R_2}{1 - R_2 R_2}$ is determined from the low-frequency value of input impedance when Experiment A is performed. At the half power frequency the reactance of $C_{T_1 R_2}$ equals the resistance R_1 .

Therefore:

$$\frac{1}{2\pi \int_{cs}^{l} C_{Te}} = \frac{rd}{1-4o'}$$

$$C_{Te} = \left(\frac{1-4o'}{rd}\right) \left(\frac{1}{2\pi \int_{cs}^{l} cs}\right)$$



Therefore $C = \frac{1}{2\pi rd f \dot{c} \dot{c}}$ To find the value of gm,

Therefore

$$gm = -\frac{do'}{rid}$$











DE 258 4959

Thesis K24

23936

Keihner

A high frequency transistor analysis.

DE 258

49591

Thesis K24

23936

Keihner

A high frequency transistor analysis.

thesK24

A high frequency transistor analysis.

3 2768 002 11199 9 DUDLEY KNOX LIBRARY